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Abstract Tablets and smart phones are nowadays equipped with low-power
processor architectures such as the ARMv7 and the ARMv8 series. These pro-
cessors integrate powerful SIMD units to exploit the intrinsic data-parallelism
of most media and signal processing applications. In audio signal processing,
there exist multiple problems that require filtering operations such as equaliza-
tions or signal synthesizers, among others. Most of these applications can be
efficiently executed today on mobile devices by leveraging the processor SIMD
unit. In this paper, we target the implementation of multi-channel filtering of
audio signals on ARM architectures. To this end, we consider two common au-
dio filter structures: FIR and IIR. The latter is analyzed in two different forms:
Direct-form I and Parallel form. Our results show that the SIMD-accelerated
implementation increases the processing speed by a factor of 4× with respect
to the original code, and our hand-tuned SIMD implementation outperforms
the auto-vectorized code by a factor of 2×. These results allow us to deal in
real time with multi-channel systems composed of 260 FIR filters with 256
coefficients, or 125 IIR filters with 256 coefficients, of INT16 data type.
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1 Introduction
In the era of multimedia, smart phones and tablets, low-power processors play
an important role for a myriad of applications. The ARM R© Cortex-A15 [1] is
an implementation of the ARMv7 architecture that was conceived as an em-
bedded processor for smartphones, among other mobile appliances. In partic-
ular, each core of this processor integrates a 128-bit SIMD (single-instruction
multiple-data) engine, called NEON R© , that may significantly increase per-
formance as well as reduce energy consumption for multimedia and signal
processing applications. From the programmer’s perspective, data-parallelism
can be exploited by means of specific SIMD instructions, or alternatively via
vector NEON intrinsics.
There exist multiple applications in audio signal processing that involve
filtering operations, such as equalization [2], audio synthesizers [3–5], multi-
channel signal processing [6–8], and headphone-based spatial sound [9,10].
Although these applications may meaningfully improve the listening experi-
ence [11], their implementation on a mobile devices poses a challenging task.
In this paper, we focus on the filtering operation using two common fil-
ter structures: FIR (Finite Impulse Response) and IIR (Infinite Impulse Re-
sponse). Regarding the IIR structure, we target two different forms: Direct
form I (IIRI) and Parallel form (PIIR). The PIIR structure is a parallel ver-
sion of IIR composed of multiple second-order sections [12] developed by Bank
in [13]. The proposed implementations exploit the NEON R© engine capabilities
integrated in the ARM R© Cortex-A15 core to extract data-parallelism, deliv-
ering a remarkable increase in the number of filter operations that can be
handled. We note that our work focuses only on improving the computational
performance and does not assess the viability of the multi-channel filtering
inside a more specific application. In practice, most high-quality audio appli-
cations require 32-bit integer or floating-point processing, due to the larger
quantization noise presented by 16 bit filtering.
ARM processors have been previously applied in a number of audio/video
signal processing scenarios. In [14], the authors accelerate various image pro-
cessing algorithms using an ARM architecture, and an image processing appli-
cation is optimized using NEON intrinsics in [15]. ARM-based platforms have
also been used in [16] to accelerate the Audio Video coding Standard (AVS)
and audio processing with IIR filters in [17].
Compared with previous work, we target multi-channel filtering using dif-
ferent filter structures and different data types, including arithmetic with in-
tegers 16-bit. Moreover, we evaluate the performance when the multi-channel
filtering uses the four cores of the target ARM processor.
The rest of the paper is structured as follows. In Section 2, we review
the following filter structures: FIR, IRRI, and PIIR. Section 3 presents our
optimized implementation of the filter structures using NEON intrinsics. The
performance of the resulting codes is evaluated in Section 4. Finally, Section 5
summarizes our work into a few concluding remarks.
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Fig. 1 FIR filter structure.
2 Filter structures
Filters are a basic component of digital signal processing and telecommunica-
tion systems. In this paper, we focus on Linear Time-Invariant (LTI) filters,
where the output is a linear combination of the input and the coefficients do
not vary with time.
In the time-domain, the input-output relationship of a discrete-time linear
filter is given by the linear difference equation:
y(m) =
N∑
k=1
aky(m− k) +
M∑
k=0
bkx(m− k), (1)
where ak and bk are the filter coefficients. Thus, the output y(m) is a linear
combination of the previous N output samples, the current input sample x(m),
and the previous M input samples. For a time-invariant filter, the coefficients
ak and bk are constants determined with a concrete purpose, such as applying
a specific equalization, obtaining spatial audio effect, etc. Different aspects can
be specially relevant when a filter is designed such as stability, computational
cost or possibility of arithmetic overflow, among others. In any case, these
requirements are always determined by the application.
Depending on the existence of a feedback, we can distinguish between two
types of filter structures: FIR and IIR. We next review these two.
2.1 FIR filter
FIR has no feedback, and its input-output relation is given by
y(m) =
M∑
k=0
bkx(m− k). (2)
Thus, the output y(m) of an FIR filter is a function of the input signal x(m)
only, as shown in Figure 1. The response of such a filter to an impulse consists
of a finite sequence of M + 1 samples, where M is the filter order. Note that
each unit delay is a z−1 operator in Z-transform notation [12].
FIR filters are totally stable, since the output is a sum of a finite number
of finite multiples of the input values. However, they typically require more
computation in comparison with IIR filters conceived with a similar purpose
[12].
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Fig. 2 IIRI filter structure.
2.2 IIR filter
IIR filters present a feedback loop with a recursive structure, as shown in
Figure 2. Filters with an IIR structure are characterized because once they
have been excited by an impulse, the output persists forever. IIR filters use a
small number of coefficients in comparison with FIR filters for the same objec-
tive. This implies less storage requirements and faster calculation. Therefore,
an IIR filter can become unstable [12]. The feedback loop must be controlled
since otherwise the output signal can increase infinitely. Moreover, FIR filters
have the additional advantage of being able to implement arbitrary phase re-
sponses as opposed to IIR filters. This is beneficial in linear-phase filtering,
and non-minimum phase loudspeaker equalization, for example.
There exist different structures for IIR filters, depending on the stability
and arithmetic overflow requirements. In this paper, we first analyze the gen-
eralized structure of IIR filters that is shown in Figure 2. This structure is
known in the literature as “direct form I”, and is denoted in this paper as
IIRI. This generalized case corresponds to the same equation given in (1).
High-order IIRI filters (high number of coefficients) can easily become un-
stable due to the effects of coefficient quantization. These effects can be re-
duced if the IIRI filter is decomposed into multiple second-order sections [18],
which can be executed in parallel yielding shorter execution time, at the ex-
pense of higher quantization noise due to the multiple accumulators. In par-
ticular, in this work we tackle in this work the parallel form proposed by Bank
in [13], which is used in multiple audio applications such as [2,7]. This spe-
cific parallel structure, unlike the general structure that can be found in [12],
presents only one coefficient d0 without delay as can be shown in the left-hand
side of Figure 3. On the right-hand side, it is important to remark that all co-
efficients b2 equal to zero for the second-order sections. This parallel structure
is denoted in this paper as PIIR, and follows the equation:
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Fig. 3 PIIR filter structure.
H(z−1) =
K∑
k=1
bk,0 + bk,1z
−1
1 + ak,1z−1 + ak,2z−2
+ d0, (3)
where K is the number of second-order sections. The filter structure and the
second-order section are both depicted on the left- and right-hand sides of
Figure 3, respectively.
3 System Setup and Implementation
The ARMv7 architecture and Instruction Set Architecture (ISA) for the Cortex-
A15 processor include support for a collection of SIMD floating-point instruc-
tions that can apply the same operation to multiple packed elements of the
same type and size in parallel. In order to support this functionality, the
Cortex-A15 processor comprises a number of 128-bit SIMD registers, each
of which can store up to two 64-bit (double-precision) floats, two 64-bit (long)
integers, four 32-bit (single-precision) floats, four 32-bit integers, eight 16-bit
integers, or sixteen 8-bit integers.
The ARMv7 NEON intrinsics support all the functionality of the NEON
ISA, including the definition of vector data types [19] to place data into vec-
tor registers. These types are named as "type"x"number_of_lines"_t, for
example: int16x4_t, int32x4_t or flo32x4_t.
We implemented the FIR, IIRI and PIIR filter structures on the quad-
core ARM Cortex-A15 (running at 2.32 GHz) that is part of the Jetson TK1
DevKit. In a real-time application, the audio card receives and produces audio
samples each tbuff sec. We set the buffer size to 1,024 samples per channel, with
a sampling frequency of fs = 44.1 kHz. This means that the audio buffers are
filled every 23.22 ms., i.e. , tbuff = 23.22 ms. This time is important since it
determines the threshold for an application that works in real time. For the
tests we consider that the audio samples can be composed of three different
data types: 16-bit integers, 32-bit integers, and 32-bit float samples.
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Algorithm 1 Implementation of FIR filter processing using 16-bit integers
Input: X, B
Output: Y
1: int32x4_t acum, int32x2_t res; int16_t *px; //Auxiliary variables
2: for i=0 to xysize: //Iterates through the input and outut data
3: acum = vmovq_n_s32(0); px=x+i //Initialize auxiliary variables
4: for j=0 to bsize: //Iterates vector B
5: //Multiply and accumulate current inputs with vector B coefficents
6: acum = vmlal_s16(acum, b[j], vld1_s16(py)); px += 4;
7: res = vpadd_s32(vget_high_s32(acum),vget_low_s32(acum)); //Add pairwise
8: res = vrshr_n_s32(res, DESP); //Shift values of inter, DESP positions
9: for j=0 to 1: y[i] += (int16_t)vget_lane_s32(res, j); //Store result
Algorithm 2 Implementation of IIRI filter processing using 16-bit integers
Input: X, B, A
Output: Y
1: int32x4_t acum, int32x2_t res; int16_t *px, *py; //Auxiliary variables
2: for i=0 to xysize: //Iterates through the input and outut data
3: acum = vmovq_n_s32(0); py=(y-asize*4)+i+1 //Initialize auxiliary variables
4: for j=0 to asize: //Iterates vector A
5: //Multiply and accumulate previous outputs with vector A coefficents
6: acum = vmlal_s16(acum, a[j], vld1_s16(py)); py += 4;
7: res = vpadd_s32(vget_high_s32(acum),vget_low_s32(acum)); //Add pairwise
8: res = vrshr_n_s32(res, DESP); //Shift values of inter, DESP positions
9: for j=0 to 1: y[i] -= (int16_t)vget_lane_s32(res, j); //Store result
10: acum = vmovq_n_s32(0); px=x+i //Initialize auxiliary variables
11: for j=0 to bsize: //Iterates vector B
12: //Multiply and accumulate current inputs with vector B coefficents
13: acum = vmlal_s16(acum, b[j], vld1_s16(py)); px += 4;
14: res = vpadd_s32(vget_high_s32(acum),vget_low_s32(acum)); //Add pairwise
15: res = vrshr_n_s32(res, DESP); //Shift values of inter, DESP positions
16: for j=0 to 1: y[i] += (int16_t)vget_lane_s32(res, j); //Store result
3.1 Implementation
In our implementation we use two key vector structures, for the input/output
of the filtering operation. Concretely, X contains the audio samples of a current
input-data; and Y contains the output-data after the filtering has been applied.
In addition, we use a vector B for the values of the coefficients that are element-
wise multiplied by vector X. In the IIRI filter types, there is a vector A which
stores the values of the required coefficients to carry out the feedback loop.
For the implementation of the PIIR filter there are four vectors, denoted as
A1, A2, B1, and B2, and two other auxiliary vectors, V1 and V2, to store
intermediate results.
SIMD instructions are appreciably efficient when the entries of arrays X,
Y, A, B, A1, A2, B1, B2, V1 and V2 are stored in consecutive memory
positions so that the operations can be performed on 2 or 4 elements con-
currently. Note that the implementation based on 16-bit integer data type
uses vectors composed of int16x4_t elements. For the 32-bit float and the
32-bit integer data types, we use float32x4_t and int32x4_t, respectively.
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Algorithm 3 Implementation of PIIR filter processing using 16-bit integers
Input: X, B1, A1, B2, A2
Output: Y
1: int32x4_t acum, int16x4 v0; int32x2_t res; //Auxiliary variables
2: for i=0 to xysize: //Iterates through the input and outut data
3: Y[i] = 0; acum = vmovq_n_s32(0); //Initialize auxiliary variables
4: for j=0 to absize: //Iterates through the vectors of coefficients
5: v0 = vmov_n_s16(x[i]); //Load the same value (x[i]) in all positions
6: v0 = vmls_s16(v0, a1[j], v1[j]); //multiply a1 & v1 & substract to v0
7: v0 = vmls_s16(v0, a2[j], v2[j]); //multiply a2 & v2 & substract to v0
8: acum = vmlal_s16(acum, b1[j], v0); //multiply b1 & v0 & accum. to acum
9: acum = vmlal_s16(acum, b2[j], v1[j]); //multiply b2 & v1 & accum. to acum
10: vst1_s16(&v2[j],v1[j]); //Copy the value of v1[j] to v2[j]
11: vst1_s16(&v1[j],v0); //Copy the value of v0 to v1[j]
12: end for
13: res = vpadd_s32(vget_high_s32(acum),vget_low_s32(acum)); //Add pairwise
14: res = vrshr_n_s32(res, DESP); //Shift values of inter, DESP positions
15: for j=0 to 1: y[i] += (int16_t)vget_lane_s32(res, j); //Store result
16: y[i] += FIR*x[i] //FIR is a constant value
In addition, vectors A and B are rearranged to optimize performance. Part
of this reorganizing the array contents to access data in increasing order so
that SIMD instructions can be properly leveraged. An important aspect in the
implementation lies in the registers that are used to store intermediate results
when operating with integers. For 16-bit and 32-bit integers, we use interme-
diate registers of 32-bit integers (int32x4_t) and 64-bit integers (int64x2_t),
respectively. This is necessary to avoid overflow.
Prior to multiplication, the bits that configure the coefficient values must
be shifted to the left (coefficient value is multiplied by a scale factor [17] to
cast the real number into an integer). After the multiplication, the same shift
is undone. This operation aims to improve the accuracy of the multiplication.
Algorithm 1, Algorithm 2, and Algorithm 3 detail our hand-tuned vectorized
implementations using NEON intrinsics of the three different filter structures:
FIR, IIRI, and PIIR, respectively. Table 1 briefly summarizes and describes
the set of NEON instructions that were utilized for the implementations.
4 Performance Evaluation
We have evaluated our vectorized implementations based on NEON R© instruc-
tions. Implementations were compiled with the GNU compiler with flags -O3,
-mfpu=neon, and -march=armv7. Figure 4 shows the execution time required
by the three filter structures: FIR, IIRI, and PIIR. We used three different data
types: 16-bit (INT16) and 32-bit (INT32) integer data, and 32-bit floating-point
(FLO32). Tests were executed using two different dimensions for M and N : 52
and 256 coefficients. As shown, the best performance is obtained for data types
INT16 and FLO32, except for the case of FIR filters, where data type INT32
outperforms the remaining alternatives. This occurs because of the lack of a
feedback loop in the FIR structure.
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Table 1 Instructions NEON employed with a brief description.
Instruction Description
vmovq_n_s32(value) Initialize int32x4_t vector registers
vmovq_n_s64(value) Initialize int64x2_t vector registers
vmovq_n_f32(value) Initialize flo32x4_t vector registers
vmov_n_s16(value) Initialize int16x4_t vector registers
vmov_n_s32(value) Initialize int32x2_t vector registers
vld1_s16(*data) Load int16x4_t vector registers
vld1_s32(*data) Load int32x4_t vector registers
vld1q_f32(*data) Load flo32x4_t vector registers
vmls_s16(dest,data1,data2) Vector multiply subtract, int16x4_t dest. vector registers
vmls_s32(dest,data1,data2) Vector multiply subtract, int32x2_t dest. vector registers
vmlsq_f32(dest,data1,data2) Vector multiply subtract, flo32x4_t dest. vector registers
vmlal_s16(dest,data1,data2) Vector multiply accumulate long, int32x4_t dest. vector registers
vmlal_s32(dest,data1,data2) Vector multiply accumulate long, int64x2_t dest. vector registers
vmlaq_f32(dest,data1,data2) Vector multiply accumulate, flo32x4_t dest. vector registers
vst1_s16(dest,source) Store a single vector into memory, *int16_t[4] dest. registers
vst1_s32(dest,source) Store a single vector Store a single, *int32_t[4] dest. registers
vst1q_f32(dest,source) Store a single vector into memory, *flo32_t[4] dest. registers
vget_high_s32(reg) Splitting vector registers, int32x2_t return vector registers
vget_high_f32(reg) Splitting vector registers, flo32x2_t return vector registers
vget_low_s32(reg) Splitting vector registers, int32x2_t return vector registers
vget_low_f32(reg) Splitting vector registers, flo32x2_t return vector registers
vpadd_s32(data1,data2) Pairwise add, int32x2_t dest. vector registers
vpadd_f32(data1,data2) Pairwise add, flo32x2_t dest. vector registers
vget_lane_s32(reg,pos) Extract lanes from a vector, int32_t dest. registers
vget_lane_s64(reg,pos) Extract lanes from a vector, int64_t dest. registers
vget_lane_f32(reg,pos) Extract lanes from a vector, flo32_t dest. registers
We next compare our hand-tuned implementation based on intrinsic NEON R©
functions, for two data types INT16 and FLO32, with respect to an implementa-
tion that was compiled with auto-vectorized options [20] (flag -ftree-vectorize
of the compiler). The speed-up of our hand-tuned implementation is shown in
Figure 5. The results emphasize the large benefit that can be obtained with
the 16-bit integer data version compared with the 32-bit float data type. More-
over, our proposed implementation offers higher performance than the auto-
vectorized code, especially when the data type INT16 is used. For the FIR
structure, the speed-ups are above 5× and 7× when the filter is composed of
52 and 256 coefficients, respectively.
We have executed all implementations in parallel by launching multiple
threads through OpenMP directives. Since the filtering operations are totally
independent, they can be distributed among the available cores. Figure 6 shows
the scalability of the implementations for filters composed of an IIRI structure.
Let us define tproc as the processing time elapsed since the input buffer is
available until the output buffer is totally processed. Assuming that we can
execute F filtering operations simultaneously, tproc now accounts for the pro-
cessing time elapsed since the F input buffers are available until the F output
buffers are totally processed. The filtering operation works within the real time
threshold provided tproc < tbuff . The objective of the following experiment is to
assess the largest number of filtering operations, Fmax, that can be computed
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Fig. 4 Performance with regard to the data type.
in real time on the target architecture using the proposed implementations. In
order to determine this factor, we executed the codes for an increasing number
of filters, and compared the execution time tproc with the threshold tbuff .
Figure 7 illustrates the evolution of tproc as the number of filtering opera-
tions increases for the data types INT16 and FLO32. We can observe that the
maximum number of IIRI filters with 256 coefficients that can be executed
under real-time conditions, using the NEON R© intrinsics, is 80 for FLO32, and
125 for INT16. This corresponds to an increment of 4× in comparison with the
implementation that does not use the NEON R© intrinsics.
Regarding the FIR filters, they present a better vectorization since they
do not present a feedback loop. As a result, the ARM R© architecture is able to
manage more filtering operations with the FIR structure than with the IIR.
Specifically, for FIR filters with 256 coefficients, 170 filtering operations can
be executed in real time for FLO32 and 260 for INT16. This represents again a
speed-up 4× attained with the use of the NEON R© intrinsics.
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Fig. 5 Speed-up of filter computing using the NEON intrinsics.
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5 Conclusions
In this paper, we have introduced efficient implementations of the FIR, IIRI,
and PIIR filter structures that leverage the NEON R© intrinsics available on the
ARM R© Cortex-A15. The results show that our hand-tuned vectorized code
outperforms the counterpart that is compiled with auto-vectorized options by
a large margin (4×). We also have exploited the four ARM cores via OpenMP
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Fig. 7 Evolution of the processing time needed for real-time computation.
improving the performance by a factor which is close to 4× for all the filter
structures. As a result, our implementation is able to handle in real time up
to 125 IIRI filters and 260 FIR filters with 256 coefficients concurrently for a
data type of INT16.
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